## Appendix C

5

10

15

Following is a description of a parallel port interface that gives full access to the all the parallel port pins and implements a parallel port data transfer functionality that can be used in conjuction with the ESL download utility

```
// Parallel port controller
     // **********************
     // Instantiates a component that controls the parallel port.
    // This is to be run in parallel in the main loop. The interfaces
    // provide the user with abstracts to use deal efficiently with the
     // component.
     // **************
     // Interfaces
     //
     // API to Parallel Port - for direct access to the pins
20
     //
     // PpWriteData((unsigned 8)byte) -- write byte to data pins
     // PpReadData((unsigned 8)byte) -- read byte from data pins
     // PpReadControl((unsigned 4)control_port) -- read the control port
     // PpReadStatus((unsigned 6)status_port) -- read the status port
     // PpSetStatus((unsigned 6) status_port) -- write to the status port
25
     //
     //
     // API for the ESL parallel data transfer utility
     //
```

```
// OpenPP(error) -- open the parallel port for data transfer
     // ClosePP(error) -- close the port
     // SetSendMode(error) -- set the port to send mode
     // SetRecvMode(error) -- set the port to receive mode
5
    // SendPP(byte, error) -- send a byte over the port
     // ReadPP(byte, error) -- read a byte from the port
     //
     // error returns the result of the command:
     // 0 - no error
    // 1 - buffer error
10
     // 2 - timeout error
     //
     // Note: SendPP and ReadPP will block the thread until a byte is transmitted or the
     timeout
     // value is reached. If you need to do some processing while waiting for a
15
     communication
     // use a 'prialt' statement to read from the global pp recy chan channel or write to the
     // pp send chan channel.
20
     // The Nitty Gritty
     25
     // The necessary channels
     chan unsigned 8 pp_send_chan, pp_recv_chan;
     chan unsigned 2 pp_command, pp_error;
```

5

```
chan pp_data_send_channel, pp_data_read_channel, pp_control_port_read;
chan pp_status_port_read, pp_status_port_write;

#define OPEN_CHANNEL 0

#define CLOSE_CHANNEL 1
```

```
2
     #define SEND_MODE
                                      3
     #defineRECV MODE
                                      0
     #define PP NO_ERROR
10
     #define PP_HOST_BUFFER_NOT_FINISHED
                                                    1
     #define PP_OPEN_TIMEOUT 2
     // Currently the functions don't act on any errors, but this can easily be added if
     required.
15
     // return of error code could also be used to generate a time-out condition.
     macro proc OpenPP(error)
     {
20
            pp_command ! OPEN_CHANNEL;
            pp_error ? error;
     }
25
     macro proc ClosePP(error)
      {
```

pp command ! CLOSE\_CHANNEL;

pp\_error ? error;

```
}
           macro proc SetSendMode(error)
           {
                  pp_command ! SEND_MODE;
      5
                  pp_error ? error;
           }
           macro proc SetRecvMode(error)
           {
      10
roezza, heszzzet
                  pp_command! RECV_MODE;
                  pp_error ? error;
           }
      15
           macro proc WritePP(byte, error)
            {
                  pp_send_chan! byte;
            }
      20
            macro proc ReadPP(byte, error)
            {
                   pp_recv_chan? byte;
            }
      25
```

```
// Parallel port controller
     // Host Channel Control (HCC) nAutoFeed
    // FPGA Channel Control (FCC) DONE
 5
                                   nSelect in
     // Host Data Control (HDC)
     // FPGA Data Control (FDC)
                                   nACK
     // FPGA ready to communicate (FRTC) PE
10
     // HCC indicates that host is sending - end of the buffer
     // FCC controls direction of communication
     // FRTC indicates that FPGA is ready
     // when FPGA sets FCC low, rising edge on FDC when data applied
     // lower when host responds with HDC high
15
     // when FCC high FPGA is in receive mode and host applies data
     // on rising edge on HDC. FPGA responds with FDC high and host
     // then lowers HDC. Host will keep data byte on pins till FDC is
     // lowered again by the FPGA
20
     // chan unsigned 8 pp data chan;
     // chan unsigned 4 pp_control_chan;
     // chan unsigned 5 pp_status_chan;
25
     // Macro to implement ESLs bi-directional host-fpga
     // data transfer protocol
```

```
// Accesses the physical layer
          5
          macro proc Test_PP()
          {
(1) (1)
                 unsigned 4 control_port;
                 unsigned 6 status_port;
     10
19772534 Olego
                 unsigned 21 counter;
                 PpSetControl(0b0000);
          //
                 PpSetStatus(0b000000);
     15
                 do
                  {
                  counter++;
                  }while(counter != 0);
      20
                  PpSetStatus(0b000001);
                  do
                  {
      25
                  counter++;
                  }while(counter != 0);
```

PpSetStatus(0b000010);

```
{
            counter++;
            }while(counter != 0);
5
            PpSetStatus(0b000100);
            do
10
             {
            counter++;
            } while(counter != 0);
15
             PpSetStatus(0b001000);
             do
             counter++;
20
             } while(counter != 0);
             PpSetStatus(0b010000);
 25
             do
             counter++;
             }while(counter != 0);
```

do

POS GOYYESH GIEGOL

```
PpSetStatus(0b000000);
                         do
                  {
      5
                  counter++;
                  }while(counter != 0);
                  PpSetStatus(0b011111);
     10
TOPY/PESTONEDI
                  while(1)
                   {
                          PpReadControl(debug_control);
                   }
           }
      15
      20
            macro proc pp_coms(pp_send_chan, pp_recv_chan, pp_command, pp_error)
            {
      25
                   // bit masks for accessing control and status ports
            //control_port = nSelect_in.in @ init.in @ nAutofeed.in @ nStrobe.in;
            #define HCC control_port[1] //0b0010 //nAutofeed pin on control port
```

```
#define HDC control_port[2] //0b0100 //nInit pin on control port
    //status_port = ppdir @ busy @ nAck @ pe @ select @ nError;
                                       //pe pin on status port
    #defineFRTC 0b000010
                                       //select pin on status port
    #define FCC
                   0ь000100
5
                                       //nAck pin on status
     #define FDC
                   0b001000
     #definePP_SEND 0b100000
     #define PP_READ 0b000000
10
            unsigned 4 control_port;
            unsigned 6 status_port;
            unsigned 1 pp_dir with {warn = 0};
            unsigned 2 command;
15
            unsigned 8 temp_data;
            PpSetStatus(PP_READ | FRTC); // initialise the port, read mode, FRTC high
            while(1)
20
             {
                   prialt
                    {
                                 case pp_command? command:
 25
                                         // deal with any commands received
                                         switch (command)
                                         {
                                         case OPEN_CHANNEL:
```

roes, a tessas de la compa

```
// open channel and set to FPGA send
     mode
                                               PpSetStatus(PP_SEND | FCC ); // |FDC
5
     keep FCC low, FRTC low to indicate ready
                                               pp_dir = 1;
                                               // wait for pulse on HCC in response to
10
     open channel
                                               PpReadControl(control_port);
15
                                                while(HCC) // wait for nHCC to go low
                                                {
                                                       PpReadControl(control_port);
                                                }
20
                                                while(!HCC) // wait for nHCC to go high
                                                {
                                                       PpReadControl(control_port);
25
                                                }
```

pp\_error ! PP\_NO\_ERROR;

break; 5 case CLOSE\_CHANNEL: // closes the channel regardless of state PpSetStatus(PP\_READ | FRTC); // sets status port to all zeros, FRTC high 10  $pp_dir = 0;$ pp\_error ! PP\_NO\_ERROR; break; 15 case SEND\_MODE: PpReadControl(control\_port); 20 // set FRTC high - host send, start driving data pins, FCC low PpSetStatus(PP\_SEND); pp\_dir = 1; 25 pp\_error ! PP\_NO\_ERROR; // BUFFERNOTFINISHED break;

## case RECV\_MODE:

```
// set FRTC high - host read - stop driving
5
     data pins, FCC high, FDC low
                                               PpSetStatus(PP_READ | FCC );
     //|FDC|FCC
                                               pp_dir = 0;
                                               pp_error ! PP_NO_ERROR;
10
                                               break;
                                        default:
15
                                               delay;
                                               break;
                                        }
                                        break;
20
                                        // FPGA sending
                                        case pp_send_chan ? temp_data:
25
```

PpSetStatus(PP\_SEND); // FCC low, FDC

low - pin is inverted

```
PpReadControl(control_port);
                                                     while(!HCC) // wait for host to de-assert
           HCC
       5
                                                     {
                                                            PpReadControl(control_port);
                                                     }
                                                     PpWriteData(temp_data);
      10
                                                     PpSetStatus(PP_SEND | FDC);// FCC low,
FDC high
                                                     PpReadControl(control_port);
      15
                                                     while(!HDC) // wait for host to assert HDC
                                                      {
                                                            PpReadControl(control_port);
                                                      }
      20
                                                     PpSetStatus(PP_SEND); // FCC low, FDC
            low - pin is inverted
      25
                                                      PpReadControl(control_port);
                                                      while(HDC) // wait for host to de-assert
            HDC
```

```
{
                                                                 PpReadControl(control_port);
                                                          }
                                                          break;
        5
                                                          // host sending
                                                   default:
       10
                                                          PpReadControl(control_port);
TOSETO. HESELVED
                                                          PpReadStatus(status_port);
                                                          if (!status_port[5] & !HCC) // read one
       15
            byte, if in read mode and HCC is low
                                                          {
                                                                  while(!HDC) // wait for host to
       20
             apply data and raise HDC
                                                                  {
                    PpReadControl(control_port);
       25
                                                                  }
```

- 148 -

```
PpSetStatus( PP_READ | FCC |
         FDC); // FCC high FDC high
                                                           PpReadData(temp_data);
    5
                                                           pp_recv_chan! temp_data;
                                                            PpReadControl(control_port);
                                                            PpReadStatus(status_port);
* POYTES Y OLDSOY
                                                            while(HDC) // wait for host to
          remove HDC
                                                             {
    15
                 PpReadControl(control_port);
                                                             }
                                                             PpSetStatus( PP_READ | FCC ); //
     20
          FCC high FDC low
                                                      }
                                                      else delay;
      25
                                                      break;
                                 }
                          } // while(1)
```

delay; // avoid combinational cycles

```
}
5
    10
    // Parallel Port - Physical layer
    //
    // Allows access to all the data, control and status ports
    // through a series of channels which can be read from
    // and written to.
15
    // Macro abstractions for the various actions
    macro proc PpWriteData(/*(unsigned 8)*/byte)
20
    {
          pp_data_send_channel!byte;
    }
25
    macro proc PpReadData(/*(unsigned 8)*/ byte)
    {
          pp_data_read_channel? byte;
```

```
macro proc PpReadControl(/*(unsigned 4)*/control_port)
             {
        5
                    pp_control_port_read ? control_port;
 À.
             }
       10
. Cerranda . o legol
             macro proc PpReadStatus(/*(unsigned 6)*/ status_port)
             {
                    pp_status_port_read ? status_port;
             }
       15
             macro proc PpSetStatus(/*(unsigned 6)*/ status_port)
             {
                     pp_status_port_write! status_port;
       20
             }
             // Actual Parallel Port control circuitry
       25
```

macro proc parallel\_port(pp\_data\_send\_channel, pp\_data\_read\_channel,

pp\_control\_port\_read,

}

```
pp status_port_read,
     pp_status_port_write)
     {
            unsigned 8 pp data;
5
            unsigned 6 status_register;
            interface bus_ts_clock_in (unsigned 8) data_bus(pp_data, status_register[5])
     with pp data_pins;
10
            // Control Port (unsigned 4, made up as nSelect_in.in @ init.in @ nAutofeed.in
     @ nStrobe.in)
             interface bus_clock_in (unsigned 4) control_port() with control_port_pins;
15
             // Status Port, status_register = pp_direction @ busy @ nAck @ pe @ Select @
     nError;
             interface bus_out() status_port_bus(status_register[4:0]) with status_port_pins;
20
             // Setting pp_direction to 1 will drive data onto the pins.
             while(1)
             {
                    // Allows read of control, read / write of status and data ports
25
      simulatneously
                    par
                     {
```

```
prialt
                                    {
                                           case pp_control_port_read ! control_port.in:
                                                   break;
       5
                                            default:
                                                    delay;
                                                    break;
                                    }
       10
TOPYZESHOLEOL
                                    prialt
                                     {
                                            case pp_status_port_write? status_register:
                                                    break;
       15
                                            case pp_status_port_read ! status_register:
                                                    break;
                                             default:
       20
                                                    delay;
                                                    break;
                                     }
       25
                                     prialt
                                     {
                                             case pp_data_send_channel ? pp_data:
```

```
break;
                                  case pp data read_channel! data_bus.in:
                                          break;
5
                                  default:
                                          delay;
                                          break;
                           }
10
                    }
             }
             delay; // to avoid combinational cycles
15
      }
20
             //macro expr control_port = nSelect_in.in @ init.in @ nAutofeed.in @
      nStrobe.in;
             /*interface bus_clock_in (unsigned 1) nAutofeed() with nAutoFeed_pin;
             interface bus_clock_in (unsigned 1) init() with init_pin;
25
             interface bus_clock_in (unsigned 1) nSelect_in() with nSelect_in_pin;
             interface bus_clock_in (unsigned 1) nStrobe() with nStrobe_pin;
             // defined in the same order as on a PC
```

. .

```
macro expr control_port = nSelect_in.in @ init.in @ nAutofeed.in @ nStrobe.in;
     */
            /*
            interface bus_out () nAck_line( status_register[3] ) with nAck_pin;
5
            interface bus_out () busy_line(status_register[4]) with busy_pin;
            interface bus_out () pe_line(status_register[2]) with pe_pin;
            interface bus_out () select_line(status_register[1]) with select_pin;
            interface bus_out () nError_line(status_register[0]) with nError_pin;
             */
10
             // status_register[5] is high to send and low to receive
             // defined in the same order as on a PC
             macro expr status_port = pp_direction @ busy @ nAck @ pe @ Select @
     //
     nError;
15
```

20